Datasheet4U Logo Datasheet4U.com

MT90863 - 3V Rate Conversion Digital Switch

General Description

The MT90863 Rate Conversion Switch provides switching capacities of 2,048 × 512 channels between backplane and local streams, and 512 x 512 channels for local streams.

Key Features

  • 2,048 × 512 and 512 x 512 switching among backplane and local streams Rate conversion between 2.048, 4.096 and 8.192Mb/s Optioal sub-rate switch configuration for 2.048 Mb/s streams Per-channel variable or constant throughput delay Compatible to HMVIP and H.100 specifications Automatic frame offset delay measurement Per-stream frame delay offset programming Pe.

📥 Download Datasheet

Datasheet Details

Part number MT90863
Manufacturer Mitel Networks Corporation
File Size 154.32 KB
Description 3V Rate Conversion Digital Switch
Datasheet download datasheet MT90863 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MT90869 Flexible 16K Digital Switch (F16kDX) Zarlink Semiconductor
MT9081 3 Leaded Tri-State LED Lamps Marktech Corporate
MT90810 Flexible MVIP Interface Circuit Zarlink Semiconductor
MT90810AK3 Flexible MVIP Interface Circuit Zarlink Semiconductor
MT90823 3V Large Digital Switch Zarlink Semiconductor

Other Datasheets by Mitel Networks Corporation

Part Number Description
MT90866 WAN Access Switch
MT9080 CMOS SMX - Switch Matrix Module
MT9080B CMOS SMX - Switch Matrix Module
MT90810 CMOS Flexible MVIP Interface Circuit
MT90812 Integrated Digital Switch (IDX)

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MT90863 3V Rate Conversion Digital Switch Advance Information Features • • • • • • • • • • • • • • 2,048 × 512 and 512 x 512 switching among backplane and local streams Rate conversion between 2.048, 4.096 and 8.192Mb/s Optioal sub-rate switch configuration for 2.048 Mb/s streams Per-channel variable or constant throughput delay Compatible to HMVIP and H.100 specifications Automatic frame offset delay measurement Per-stream frame delay offset programming Per-channel message mode Per-channel direction control Per-channel high impedance output control Non-multiplexed microprocessor interface Connection memory block programming 3.3V local I/O with 5V tolerant inputs and TTL-compatible outputs IEEE-1149.