Datasheet4U Logo Datasheet4U.com

VP2615 - H.261 Decoder

Description

The VP2615 decoder forms part of a chip set for use in video conferencing and video telephony applications.

It conforms to the CCITT H261 standard, and will decode data coded with full or quarter CIF resolution at frame rates up to 30 Hz.

📥 Download Datasheet

Datasheet preview – VP2615

Datasheet Details

Part number VP2615
Manufacturer Mitel Networks Corporation
File Size 134.53 KB
Description H.261 Decoder
Datasheet download datasheet VP2615 Datasheet
Additional preview pages of the VP2615 datasheet.

📁 Similar Datasheet

  • VP2-0066-R - Inductors and Transformers (EATON)
  • VP2-0083-R - Inductors and Transformers (EATON)
  • VP2-0116-R - Inductors and Transformers (EATON)
  • VP2-0216-R - Inductors and Transformers (EATON)
  • VP2-1600-R - Inductors and Transformers (EATON)
  • VP2005A - 10/100 BASE-TX VOICE OVER IP MAGNETICS (Bothhand USA)
  • VP2020L - P-Channel 200-V (D-S) MOSFETs (Vishay)
  • VP2020L - P-Channel Enhancement-Mode MOS Transistors (TEMIC)
  • VP2030b - LCD Display Manual (ViewSonic)
  • VP2106 - P-Channel Vertical DMOS FETs (Supertex Inc)
Other Datasheets by Mitel Networks Corporation
  • VP2611 - H.261 Encoder
  • VP2612 - Video Multiplexer
  • VP2614 - H.261 Video De-Multiplexer
  • VP211 - Dual 90MHz 6-Bit Analog to Digital Converter
  • VP213 - Dual 90MHz 6-Bit Analog to Digital Converter
  • VP215 - Dual 90MHz 6-Bit Analog to Digital Converter
  • VP216 - Dual 90MHz 6-Bit Analog to Digital Converter with VCO

Full PDF Text Transcription

Click to expand full text
VP2615 H.261 Decoder Supersedes January 1996 edition, DS3479 - 3.0 VP2615 DS3479 - 4.0 June 1996 FEATURES DESCRIPTION The VP2615 decoder forms part of a chip set for use in video conferencing and video telephony applications. It conforms to the CCITT H261 standard, and will decode data coded with full or quarter CIF resolution at frame rates up to 30 Hz. It accepts run length coded coefficients which have already been error corrected and Huffman decoded, and produces multiplexed YUV data in macro block format after a pipeline delay of two MacroBlocks. As shown in Figure 1, other devices in the chip set then convert this data into full resolution, component or composite, video. The incoming run length coded data is converted to individual coefficient values in the correct order.
Published: |