Datasheet4U Logo Datasheet4U.com

M5M4V64S30ATP-12 - 64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM

Datasheet Summary

Description

The M5M4V64S30ATP is a 4-bank x 2097152-word x 8-bit Synchronous DRAM, with LVTTL interface.

All inputs and outputs are referenced to the rising edge of CLK.

The M5M4V64S30ATP achieves very high speed data rate up to 125MHz, and is suitable for main memory or graphic memory in computer systems.

Features

  • - Single 3.3v±0.3v power supply - Clock frequency 125MHz / 100MHz / 83MHz - Fully synchronous operation referenced to clock rising edge - 4 bank operation controlled by BA0, BA1 (Bank Address) - /CAS latency- 2/3 (programmable) - Burst length- 1/2/4/8 (programmable) - Burst type- sequential / interleave (programmable) - Column access - random - Auto precharge / All bank precharge controlled by A10 - Auto refresh and Self refresh - 4096 refresh cycles /64ms - Column address A0-A8 - LVTTL Interfac.

📥 Download Datasheet

Datasheet preview – M5M4V64S30ATP-12

Datasheet Details

Part number M5M4V64S30ATP-12
Manufacturer Mitsubishi
File Size 1.07 MB
Description 64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM
Datasheet download datasheet M5M4V64S30ATP-12 Datasheet
Additional preview pages of the M5M4V64S30ATP-12 datasheet.

📁 Similar Datasheet

  • M5M417800AJ - Fast Page Mode 16M-Bit DRAM (Mitsubishi Electric)
  • M5M417800CJ - Fast Page Mode 16M-Bit DRAM (Mitsubishi Electric)
  • M5M417800DJ - Fast Page Mode 16M-Bit DRAM (Mitsubishi Electric)
  • M5M417805CJ - Hyper Page Mode 16M-Bit DRAM (Mitsubishi Electric)
  • M5M417805DJ - EDO Mode 16M-Bit DRAM (Mitsubishi Electric)
  • M5M4256AJ-10 - Page Mode 262144-Bit DRAM (Mitsubishi Electric Semiconductor)
  • M5M4256AJ-12 - Page Mode 262144-Bit DRAM (Mitsubishi Electric Semiconductor)
  • M5M4256AJ-15 - Page Mode 262144-Bit DRAM (Mitsubishi Electric Semiconductor)
  • M5M4256AJ-85 - Page Mode 262144-Bit DRAM (Mitsubishi Electric Semiconductor)
  • M5M4256AL-10 - Page Mode 262144-Bit DRAM (Mitsubishi Electric Semiconductor)
Other Datasheets by Mitsubishi

Full PDF Text Transcription

Click to expand full text
SDRAM (Rev.0.2) Jan'97 Preliminary MITSUBISHI LSIs M5M4V64S30ATP-8, -10, -12 64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM PRELIMINARY Some of contents are subject to change without notice. DESCRIPTION The M5M4V64S30ATP is a 4-bank x 2097152-word x 8-bit Synchronous DRAM, with LVTTL interface. All inputs and outputs are referenced to the rising edge of CLK. The M5M4V64S30ATP achieves very high speed data rate up to 125MHz, and is suitable for main memory or graphic memory in computer systems.
Published: |