Datasheet4U Logo Datasheet4U.com

M66222SP - 128 x 8-BIT x 2 MAIL-BOX

General Description

The M66222 is a mail box that incorporates two complete CMOS shared memory cells of 128 × 8-bit configuration using highperformance silicon gate CMOS process technology, and are equipped with two access ports of A and B.

Key Features

  • Memory configuration of 128 × 8 bits × 2 memory areas High-speed access, address access time 40ns (typ. ) Complete asynchronous accessibility from ports A and B Fixed read/write access ports for memory Completely static operation Low power dissipation CMOS design 5V single power supply TTL direct-coupled I/O 3-state output for I/O pins M66222SP/FP.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
M66282FP 8192 x 8-Bit Line Memory Renesas
M66291GP ASSP (USB2.0 Device Controller) Renesas
M66291HP ASSP (USB2.0 Device Controller) Renesas
M66 IMPLE MELODY GENERATOR Micro Electronics
M660 DUAL SAW / SELECTABLE FREQUENCY VCSO Integrated Circuit Systems

Other Datasheets by Mitsubishi Electric

Part Number Description
M66222FP 128 x 8-BIT x 2 MAIL-BOX
M66220FP 256 x 8-BIT MAIL-BOX
M66220SP 256 x 8-BIT MAIL-BOX
M66221FP 256 x 9-BIT MAIL-BOX
M66221SP 256 x 9-BIT MAIL-BOX

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MITSUBISHI MITSUBISHI 〈DIGITAL 〈DIGITAL ASSP ASSP 〉 〉 M66222SP/FP M66222SP/FP × 8-BIT 2 MAIL-BOX 128128 × 8-BIT × 2× MAIL-BOX DESCRIPTION The M66222 is a mail box that incorporates two complete CMOS shared memory cells of 128 × 8-bit configuration using highperformance silicon gate CMOS process technology, and are equipped with two access ports of A and B. Access ports A and B are equipped with independent addresses CS, WE and OE control pins and I/O pins to allow independent and asynchronous read/write operations individually. This product exclusively performs a write operation from A port and a read operation from B port for one memory, and a read operation from A port and a write operation from B port for the other memory.