Datasheet4U Logo Datasheet4U.com

M66305AP - TOGGLE LINE BUFFER

Description

M66305A Toggle Line Buffer has two 5,120-bit line buffer memories.

It takes in serial data that arrives synchronously with clock pulses and outputs it in serial at a rate of up to 10 Mbits per second synchronously with external clock pulses.

Features

  • 5,120 × 1bit serial input-serial output line buffer memories.
  • Data transmission at 10 megabits/second maximum.
  • Two line buffer memories can be alternated by external toggle signal.
  • Memory capacity can be doubled by cascade connection.
  • Because of cascade input pin (CAS1), output potential after completion of output can be set to either H or L.
  • Low noise and high fan-out output (IO = ±24mA guaranteed).
  • Every input pin has built-in.

📥 Download Datasheet

Datasheet preview – M66305AP

Datasheet Details

Part number M66305AP
Manufacturer Mitsubishi
File Size 87.01 KB
Description TOGGLE LINE BUFFER
Datasheet download datasheet M66305AP Datasheet
Additional preview pages of the M66305AP datasheet.

📁 Similar Datasheet

  • M6636B - MSM6636B (OKI electronic)
  • M66 - IMPLE MELODY GENERATOR (Micro Electronics)
  • M660 - DUAL SAW / SELECTABLE FREQUENCY VCSO (Integrated Circuit Systems)
  • M660-01 - Voltage Controlled SAW Oscillator (Integrated Circuit Systems)
  • M660-02 - DUAL SAW / SELECTABLE FREQUENCY VCSO (Integrated Circuit Systems)
  • M66004M6FP200D - C-MOS 7 Segments Fluorescent Display Controller (ETC)
  • M66013FP - 8-bit I/O Expander (Renesas)
  • M6606 - MSM6606 (OKI)
  • M6611 - AC Timer (MOSDESIGN)
  • M66282FP - 8192 x 8-Bit Line Memory (Renesas)
Other Datasheets by Mitsubishi

Full PDF Text Transcription

Click to expand full text
MITSUBISHI MITSUBISHI 〈DIGITAL 〈DIGITAL ASSP ASSP 〉 〉 M66305AP/AFP M66305AP/AFP TOGGLE LINE BUFFER TOGGLE LINE BUFFER DESCRIPTION M66305A Toggle Line Buffer has two 5,120-bit line buffer memories. It takes in serial data that arrives synchronously with clock pulses and outputs it in serial at a rate of up to 10 Mbits per second synchronously with external clock pulses. This buffer employs the double buffer system: While data is being output, data on the next line can be written on the other line buffer memory. FEATURES • 5,120 × 1bit serial input-serial output line buffer memories • Data transmission at 10 megabits/second maximum • Two line buffer memories can be alternated by external toggle signal. • Memory capacity can be doubled by cascade connection.
Published: |