Datasheet4U Logo Datasheet4U.com

V53C317405A - 4M X 4 EDO PAGE MODE CMOS DYNAMIC RAM

Description

The V53C317405A is a 4,194,304 x 4 bit highperformance CMOS dynamic random access memory.

The V53C317405A offers Page mode operation with Extended Data Output.

The V53C317405A has a symmetric address, 11-bit row and 11-bit column.

Features

  • s 4M x 4-bit organization s EDO Page Mode for a sustained data rate of 50 MHz s RAS access time: 50, 60, 70 ns s Low power dissipation s Read-Modify-Write, RAS-Only Refresh, CAS-Before-RAS Refresh, Hidden Refresh s Refresh Interval: 2048 cycles/32 ms s Available in 24/26-pin 300 mil SOJ, and 24/26-pin 300 mil TSOP-II s Single +3.3 V ±10% Power Supply s TTL Interface.

📥 Download Datasheet

Datasheet Details

Part number V53C317405A
Manufacturer Mosel Vitelic Corp
File Size 175.81 KB
Description 4M X 4 EDO PAGE MODE CMOS DYNAMIC RAM
Datasheet download datasheet V53C317405A Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MOSEL VITELIC V53C317405A 4M X 4 EDO PAGE MODE CMOS DYNAMIC RAM V53C317405A Max. RAS Access Time, (tRAC) Max. Column Address Access Time, (tCAA) Min. Extended Data Out Page Mode Cycle Time, (tPC) Min. Read/Write Cycle Time, (tRC) 50 50 ns 25 ns 20 ns 84 ns 60 60 ns 30 ns 25 ns 104 ns Features s 4M x 4-bit organization s EDO Page Mode for a sustained data rate of 50 MHz s RAS access time: 50, 60, 70 ns s Low power dissipation s Read-Modify-Write, RAS-Only Refresh, CAS-Before-RAS Refresh, Hidden Refresh s Refresh Interval: 2048 cycles/32 ms s Available in 24/26-pin 300 mil SOJ, and 24/26-pin 300 mil TSOP-II s Single +3.3 V ±10% Power Supply s TTL Interface Description The V53C317405A is a 4,194,304 x 4 bit highperformance CMOS dynamic random access memory.
Published: |