V53C806H Datasheet PDF (HIGH PERFORMANCE 1M x 8 BIT FAST PAGE MODE CMOS DYNAMIC RAM)

V53C806H - HIGH PERFORMANCE 1M x 8 BIT FAST PAGE MODE CMOS DYNAMIC RAM

Description

The V53C806H is a ultra high speed 1,048,576 x 8 bit CMOS dynamic random access memory.

Features

s 1M x 8-bit organization s Fast Page Mode for a sustained data rate of 43 MHz s RAS access time: 40, 45, 50, 60 ns s Read-Modify-Write, RAS-Only Refresh, CAS-Before-RAS Refresh capability s Refresh Interval: 1024 cycle/16 ms s Available in 28-pin 400 mil SOJ package s Single +5V ±10% Power Supply s TTL Interface.

Datasheet Details

Part number	V53C806H
Manufacturer	Mosel Vitelic Corp
File Size	135.48 KB
Description	HIGH PERFORMANCE 1M x 8 BIT FAST PAGE MODE CMOS DYNAMIC RAM
Datasheet	V53C806H Datasheet
Additional preview pages of the V53C806H datasheet.

📁 Similar Datasheet

V53C8126H - ULTRA-HIGH PERFORMANCE 128K x 8 BIT FAST PAGE MODE CMOS DYNAMIC RAM (Mosel Vitelic)

V53C104 - High Performance / Low Power 256k x 4 Bit / Fast Page Mode CMOS DRAM (Vitelic)

V53C104A - High Performance / Low Power 256k x 4 Bit / Fast Page Mode CMOS DRAM (Vitelic)

V53C104B - High Performance / Low Power 256k x 4 Bit / Fast Page Mode CMOS DRAM (Vitelic)

V53C104D - High Performance / Low Power 256k x 4 Bit / Fast Page Mode CMOS DRAM (Vitelic)

V53C104F - High Performance / Low Power 256k x 4 Bit / Fast Page Mode CMOS DRAM (Vitelic)

V53C104H - Ultra-High Performance / Low Power 256k x 4 Bit / Fast Page Mode CMOS DRAM (Vitelic)

V53C16258SH - HIGH PERFORMANCE 256K X 16 EDO PAGE MODE CMOS DYNAMIC RAM SELF REFRESH (Mosel Vitelic)

V53C1664H - High Performance Fast Page Mode Dual Cas CMOS Dynamic RAM (Mosel-Vitelic)

V53C256A - (V53C256A Series) High Performance / Low Power 256k x 1-Bit Fast Page Mode CMOS DRAM (Vitelic)

Full PDF Text Transcription

Click to expand full text

MOSEL VITELIC V53C806H HIGH PERFORMANCE 1M x 8 BIT FAST PAGE MODE CMOS DYNAMIC RAM PRELIMINARY HIGH PERFORMANCE Max. RAS Access Time, (tRAC) Max. Column Address Access Time, (tCAA) Min. Fast Page Mode Cycle Time, (tPC) Min. Read/Write Cycle Time, (tRC) 40 40 ns 20 ns 23 ns 75 ns 45 45 ns 22 ns 25 ns 80 ns 50 50 ns 24 ns 28 ns 90 ns 60 60 ns 30 ns 40 ns 120 ns Features s 1M x 8-bit organization s Fast Page Mode for a sustained data rate of 43 MHz s RAS access time: 40, 45, 50, 60 ns s Read-Modify-Write, RAS-Only Refresh, CAS-Before-RAS Refresh capability s Refresh Interval: 1024 cycle/16 ms s Available in 28-pin 400 mil SOJ package s Single +5V ±10% Power Supply s TTL Interface Description The V53C806H is a ultra high speed 1,048,576 x 8 bit CMOS dynamic random access memory.

Published: Apr 16, 2005 |