V53C832L Datasheet PDF (HIGH PERFORMANCE 3.3 VOLT 256K x 32 EDO PAGE MODE CMOS DYNAMIC RAM)

V53C832L - HIGH PERFORMANCE 3.3 VOLT 256K x 32 EDO PAGE MODE CMOS DYNAMIC RAM

Description

The V53C832L is a high speed 262,144 x 32 bit high performance CMOS dynamic random access memory.

Features

s 256K x 32-bit organization s EDO Page Mode for a sustained data rate of 83 MHz s RAS access time: 30, 35, 40 ns s Four CAS Inputs for Byte Read and Byte Write Control s Low power dissipation s Read-Modify-Write, RAS-Only Refresh, CAS-Before-RAS Refresh s Refresh Interval: 512 cycles/8 ms s Available in 100-pin PQFP and 100-pin LQFP packages s Single +3.3V ± 0.3V Power Supply s TTL Interface.

Datasheet Details

Part number	V53C832L
Manufacturer	Mosel Vitelic Corp
File Size	178.22 KB
Description	HIGH PERFORMANCE 3.3 VOLT 256K x 32 EDO PAGE MODE CMOS DYNAMIC RAM
Datasheet	V53C832L Datasheet
Additional preview pages of the V53C832L datasheet.

📁 Similar Datasheet

V53C8126H - ULTRA-HIGH PERFORMANCE 128K x 8 BIT FAST PAGE MODE CMOS DYNAMIC RAM (Mosel Vitelic)

V53C104 - High Performance / Low Power 256k x 4 Bit / Fast Page Mode CMOS DRAM (Vitelic)

V53C104A - High Performance / Low Power 256k x 4 Bit / Fast Page Mode CMOS DRAM (Vitelic)

V53C104B - High Performance / Low Power 256k x 4 Bit / Fast Page Mode CMOS DRAM (Vitelic)

V53C104D - High Performance / Low Power 256k x 4 Bit / Fast Page Mode CMOS DRAM (Vitelic)

V53C104F - High Performance / Low Power 256k x 4 Bit / Fast Page Mode CMOS DRAM (Vitelic)

V53C104H - Ultra-High Performance / Low Power 256k x 4 Bit / Fast Page Mode CMOS DRAM (Vitelic)

V53C16258SH - HIGH PERFORMANCE 256K X 16 EDO PAGE MODE CMOS DYNAMIC RAM SELF REFRESH (Mosel Vitelic)

V53C1664H - High Performance Fast Page Mode Dual Cas CMOS Dynamic RAM (Mosel-Vitelic)

V53C256A - (V53C256A Series) High Performance / Low Power 256k x 1-Bit Fast Page Mode CMOS DRAM (Vitelic)

Full PDF Text Transcription

Click to expand full text

MOSEL VITELIC V53C832L HIGH PERFORMANCE 3.3 VOLT 256K X 32 EDO PAGE MODE CMOS DYNAMIC RAM PRELIMINARY HIGH PERFORMANCE Max. RAS Access Time, (tRAC) Max. Column Address Access Time, (tCAA) Min. Extended Data Out Page Mode Cycle Time, (tPC) Min. Read/Write Cycle Time, (tRC) 30 30 ns 16 ns 12 ns 65 ns 35 35 ns 18 ns 14 ns 70 ns 40 40 ns 20 ns 15 ns 75 ns Features s 256K x 32-bit organization s EDO Page Mode for a sustained data rate of 83 MHz s RAS access time: 30, 35, 40 ns s Four CAS Inputs for Byte Read and Byte Write Control s Low power dissipation s Read-Modify-Write, RAS-Only Refresh, CAS-Before-RAS Refresh s Refresh Interval: 512 cycles/8 ms s Available in 100-pin PQFP and 100-pin LQFP packages s Single +3.3V ± 0.

Published: Apr 16, 2005 |