MS62256H - 32K x 8 HIGH SPEED CMOS STATIC RAM

Mosel Vitelic

General Description

access memory organized as 32,768 words by 8 bits and operates from a single 5 volt supply.

It is built with MOSEL-VITELIC’s high performance twin tub CMOS process.

Key Features

s High-speed.
15/20/25/35 ns s Low Power dissipation: MS62256HL 1.1W (Max. ) Operating 1mW (Max. ) Power down s Fully static operation s All inputs and outputs directly TTL compatible s Three state outputs s Ultra low data retention supply current at VCC = 2V.

📥 Download Datasheet

MS62256H 32k x 8 high speed cmos static ram by Mosel Vitelic - Datasheet Preview

Datasheet Details

Part number	MS62256H
Manufacturer	Mosel Vitelic
File Size	106.37 KB
Description	32K x 8 HIGH SPEED CMOS STATIC RAM
Datasheet	MS62256H Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
MS621000	1M CMOS Static RAM	Mosel-Vitelic
MS621002	256K x 4 CMOS Static RAM	Mosel-Vitelic
MS621002A	256K x 4 CMOS Static RAM	Mosel-Vitelic
MS621007A	128K x 8 CMOS Static RAM	Mosel-Vitelic
MS621008	128K x 8 CMOS Static RAM	Mosel-Vitelic

Other Datasheets by Mosel Vitelic

Part Number	Description
MS62256	32K x 8 CMOS Static RAM
MS62256L	32K x 8 CMOS Static RAM
MS622424	HIGH PERFORMANCE 8K x 24 BIT CMOS COLOR MAP

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

MOSEL-VITELIC MS62256H 32K x 8 HIGH SPEED CMOS STATIC RAM AMDVSA62N2C5E6DH INFORMATION Features s High-speed – 15/20/25/35 ns s Low Power dissipation: MS62256HL 1.1W (Max.) Operating 1mW (Max.) Power down s Fully static operation s All inputs and outputs directly TTL compatible s Three state outputs s Ultra low data retention supply current at VCC = 2V Description The MS62256H is a 262,144-bit static random access memory organized as 32,768 words by 8 bits and operates from a single 5 volt supply. It is built with MOSEL-VITELIC’s high performance twin tub CMOS process. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.