Datasheet4U Logo Datasheet4U.com

74AC00 - QUAD 2-INPUT NAND GATE

General Description

The ‘AC00 contain four independent 2-input NAND gates.

Each gate performs the Boolean function of Y = A S B or Y = A + B in positive logic.

55°C to 125°C.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SN54AC00, SN74AC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCAS524C – AUGUST 1995 – REVISED SEPTEMBER 1996 D D EPIC ™ (Enhanced-Performance Implanted CMOS) 1-µm Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), DIP (N) Packages, Ceramic Chip Carriers (FK), Flat (W), and DIP (J) Packages SN54AC00 . . . J OR W PACKAGE SN74AC00 . . . D, DB, N, OR PW PACKAGE (TOP VIEW) description The ‘AC00 contain four independent 2-input NAND gates. Each gate performs the Boolean function of Y = A S B or Y = A + B in positive logic. The SN54AC00 is characterized for operation over the full military temperature range of – 55°C to 125°C. The SN74AC00 is characterized for operation from – 40°C to 85°C.