Datasheet4U Logo Datasheet4U.com

SN54LS174 - HEX D FLIP-FLOP

Description

The LS174 consists of six edge-triggered D flip-flops with individual D inputs and Q outputs.

The Clock (CP) and Master Reset (MR) are common to all flip-flops.

Each D input’s state is transferred to the corresponding flipflop’s output following the LOW to HIGH Clock (CP) transition.

📥 Download Datasheet

Datasheet preview – SN54LS174

📁 Similar Datasheet

  • SN54LS174 - HEX/QUADRUPLE D-TYPE FLIP-FLOPS (Texas Instruments)
  • SN54LS171 - QUADRUPLE D-TYPE FLIP-FLOPS (Texas Instruments)
  • SN54LS173A - 4-BIT D-TYPE REGISTERS (Texas Instruments)
  • SN54LS175 - HEX/QUADRUPLE D-TYPE FLIP-FLOPS (Texas Instruments)
  • SN54LS10 - TRIPLE 3-INPUT POSITIVE-NAND GATES (Texas Instruments)
  • SN54LS107A - DUAL J-K FLIP-FLOPS (Texas Instruments)
  • SN54LS109A - Dual J-K Positive-Edge-Triggered Flip-Flops (Texas Instruments)
  • SN54LS11 - TRIPLE 3-INPUT POSITIVE-AND GATES (Texas Instruments)
  • SN54LS112A - Dual J-K Negative-Edge-Triggered Flip-Flops (Texas Instruments)
  • SN54LS12 - POSITIVE-NAND GATE (Texas Instruments)
Other Datasheets by Motorola Inc

Full PDF Text Transcription

Click to expand full text
SN54/74LS174 HEX D FLIP-FLOP The LSTTL / MSI SN54 / 74LS174 is a high speed Hex D Flip-Flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW to HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops. The LS174 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.
Published: |