Datasheet4U Logo Datasheet4U.com

SN54LS323 - 8-BIT SHIFT/STORAGE REGISTER

Description

The logic diagram and truth table indicate the functional characteristics of the SN54/74LS323 Universal Shift/Storage Register.

This device is similar in operation to the SN54/74LS299 except for synchronous reset.

Features

  • are described below: 1. They use eight D-type edge-triggered flip-flops that respond only to the LOW-to-HIGH transition of the Clock (CP). The only timing restriction, therefore, is that the mode control (S0, S1) and data inputs (DS0, DS7, I/O0.
  • I/O7) may be stable at least a setup time prior to the positive transition of the Clock Pulse. 2. When S0 = S1 = 1, I/O0.
  • I/O7 are parallel inputs to flip-flops Q0.
  • Q7 respectively, and the outputs of Q0.
  • Q7 are in the high im.

📥 Download Datasheet

Datasheet preview – SN54LS323

Datasheet Details

Part number SN54LS323
Manufacturer Motorola Inc
File Size 143.65 KB
Description 8-BIT SHIFT/STORAGE REGISTER
Datasheet download datasheet SN54LS323 Datasheet
Additional preview pages of the SN54LS323 datasheet.

📁 Similar Datasheet

  • SN54LS32 - Quadruple 2-Input Positive-OR Gates (Texas Instruments)
  • SN54LS320 - CRYSTAL-CONTROLLED OSCILLATORS (Texas Instruments)
  • SN54LS321 - CRYSTAL-CONTROLLED OSCILLATORS (Texas Instruments)
  • SN54LS30 - 8-Input Positive-NAND Gates (Texas Instruments)
  • SN54LS31 - DELAY ELEMENTS (Texas Instruments)
  • SN54LS33 - Quadruple 2-Input Positive-NOR Buffer (Texas Instruments)
  • SN54LS347 - BCD-to-7-Segment Decoder/Driver (Texas Instruments)
  • SN54LS348 - 8-LINE TO 3-LINE PRIORITY ENCODERS (Texas Instruments)
  • SN54LS365A - Hex Bus Driver (Texas Instruments)
  • SN54LS366A - 3-STATE HEX BUFFERS (Motorola)
Other Datasheets by Motorola Inc

Full PDF Text Transcription

Click to expand full text
SN54/74LS323 8-BIT SHIFT/STORAGE REGISTER WITH 3-STATE OUTPUTS The SN54 / 74LS323 is an 8-Bit Universal Shift / Storage Register with 3-state outputs. Its function is similar to the SN54 / 74LS299 with the exception of Synchronous Reset. Parallel load inputs and flip-flop outputs are multiplexed to minimize pin count. Separate inputs and outputs are provided for flip-flops Q0 and Q7 to allow easy cascading. Four operation modes are possible: hold (store), shift left, shift right, and parallel load. All modes are activated on the LOW-to-HIGH transition of the Clock.
Published: |