74LS112A
Key Features
- individual J, K, clock, and asynchronous set and clear inputs to each flip-flop
- When the clock goes HIGH, the inputs are enabled and data will be accepted
- Input data is transferred to the outputs on the negative-going edge of the clock pulse
