• Part: 74LS48
  • Description: BCD TO 7-SEGMENT DECODER
  • Manufacturer: Motorola Semiconductor
  • Size: 100.33 KB
Download 74LS48 Datasheet PDF
74LS48 page 2
Page 2
74LS48 page 3
Page 3

Datasheet Summary

SN54/74LS48 BCD TO 7-SEGMENT DECODER The SN54 / 74LS48 is a BCD to 7-Segment Decoder consisting of NAND gates, input buffers and seven AND-OR-INVERT gates. Seven NAND gates and one driver are connected in pairs to make BCD data and its plement available to the seven decoding AND-OR-INVERT gates. The remaining NAND gate and three input buffers provide lamp test, blanking input/rippleblanking input for the LS48. The circuit accepts 4-bit binary-coded-decimal (BCD) and, depending on the state of the auxiliary inputs, decodes this data to drive other ponents. The relative positive logic output levels, as well as conditions required at the auxiliary inputs, are shown in the truth tables....