74LS76A - DUAL JK FLIP-FLOP

Motorola

Datasheet Details

Part number	74LS76A
Manufacturer	Motorola
File Size	47.80 KB
Description	DUAL JK FLIP-FLOP
Datasheet	74LS76A Datasheet
Additional preview pages of the 74LS76A datasheet.

📁 Similar Datasheet

74LS76A - Dual JK Flip-Flop (ON Semiconductor)
74LS76A - DUAL J-K FLIP-FLOPS (Texas Instruments)
74LS76 - Dual JK Flip-Flop (ON Semiconductor)
74LS76 - Dual J-K Flip-Flop (Hitachi Semiconductor)
74LS76 - DUAL JK FLIP-FLOP (ETC)
74LS76 - DUAL J-K FLIP-FLOPS (Texas Instruments)
74LS73 - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (Fairchild Semiconductor)
74LS73 - Dual J-K Flip-Flops (Hitachi Semiconductor)
74LS73A - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops (Fairchild Semiconductor)
74LS73A - Dual J-K Flip-Flops (Hitachi Semiconductor)

Other Datasheets by Motorola

74LS73 - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
74LS74A - DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP
74LS75 - 4-BIT D LATCH
74LS77 - 4-BIT D LATCH LOW-POWER SCHOTTKY
74LS783 - Synchronous Address Multiplexer
74LS00 - QUAD 2-INPUT NAND GATE
74LS01 - QUAD 2-INPUT NAND GATE
74LS04 - HEX INVERTER

Full PDF Text Transcription

Click to expand full text

DUAL JK FLIP-FLOP WITH SET AND CLEAR The SN54 / 74LS76A offers individual J, K, Clock Pulse, Direct Set and Direct Clear inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The Logic Level of the J and K inputs will perform according to the Truth Table as long as minimum set-up times are observed. Input data is transferred to the outputs on the HIGH-to-LOW clock transitions.

Published: Feb 17, 2015 |