The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
JK FlipĆFlop
The MC10EL/100EL35 is a high speed JK flip-flop. The J/K data enters the master portion of the flip-flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock. The reset pin is asynchronous and is activated with a logic HIGH.
• 525ps Propagation Delay • 2.2GHz Toggle Frequency • High Bandwidth Output Transitions • 75kΩ Internal Input Pulldown Resistors • >1000V ESD Protection
LOGIC DIAGRAM AND PINOUT ASSIGNMENT
J1 K2 CLK 3 R4
J K
R
8 VCC 7Q 6Q 5 VEE
MC10EL35 MC100EL35
8 1
D SUFFIX PLASTIC SOIC PACKAGE
CASE 751-05
TRUTH TABLE J K R CLK Qn+1
LLL LHL HL L HH L XXH
Z Z Z Z X
Qn L H Qn L
Z = LOW to HIGH Transition
12/93
© Motorola, Inc.