Datasheet4U Logo Datasheet4U.com

MC10E451 - 6-BIT D REGISTER DIFFERENTIAL DATA AND CLOCK

Download the MC10E451 datasheet PDF. This datasheet also covers the MC100E451 variant, as both devices belong to the same 6-bit d register differential data and clock family and are provided as variant models within a single manufacturer datasheet.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (MC100E451-Motorola.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
MC10E451 6-BIT D REGISTER DIFFERENTIAL DATA AND CLOCK ON Semiconductor
MC10E452 5-BIT DIFFERENTIAL REGISTER ON Semiconductor
MC10E457 TRIPLE DIFFERENTIAL 2:1 MULTIPLEXER ON Semiconductor
MC10E404 QUAD DIFFERENTIAL AND/NAND ON Semiconductor
MC10E411 5V ECL 1:9 Differential PECL/NECL RAMBus Clock Buffer ON Semiconductor

Other Datasheets by Motorola Semiconductor (now NXP Semiconductors)

Part Number Description
MC10E452 5-BIT DIFFERENTIAL REGISTER
MC10E457 TRIPLE DIFFERENTIAL 2:1 MULTIPLEXER
MC10E404 QUAD DIFFERENTIAL AND/NAND
MC10E411 1:9 DIFFERENTIAL ECL/PECL RAMBUS CLOCK BUFFER
MC10E416 QUINT DIFFERENTIAL LINE RECEIVER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MOTOROLA SEMICONDUCTOR TECHNICAL DATA 6ĆBit D Register Differential Data and Clock The MC10E/100E451 contains six D-type flip-flops with single-ended outputs and differential data inputs. The common clock input is also differential. The registers are triggered by a positive transition of the positive clock (CLK) input. A HIGH on the Master Reset (MR) input resets all Q outputs to LOW. The VBB output is intended for use as a reference voltage for single-ended reception of ECL signals to that device only. When using for this purpose, it is recommended that VBB is decoupled to VCC via a 0.01µF capacitor. The differential input structures are clamped so that the inputs of unused registers can be left open without upsetting the bias network of the device.