Datasheet4U Logo Datasheet4U.com

MC74AC299 - 8-Input Universal Shift/Storage Register

This page provides the datasheet information for the MC74AC299, a member of the MC74ACT299 8-Input Universal Shift/Storage Register family.

Datasheet Summary

Description

The MC74AC299/74ACT299 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations.

The type of operation is determined by S0 and S1, as shown in the Truth Table.

Features

  • PZH tPZL tPHZ tPLZ Maximum Input Frequency Propagation Delay CP to Q0 or Q7 Propagation Delay CP to Q0 or Q7 Propagation Delay CP to I/On Propagation Delay CP to I/On Propagation Delay MR to Q0 or Q7 Propaga.

📥 Download Datasheet

Datasheet preview – MC74AC299

Datasheet Details

Part number MC74AC299
Manufacturer Motorola
File Size 161.87 KB
Description 8-Input Universal Shift/Storage Register
Datasheet download datasheet MC74AC299 Datasheet
Additional preview pages of the MC74AC299 datasheet.

📁 Similar Datasheet

  • MC74AC299 - 8-Input Universal Shift/Storage Register (ON Semiconductor)
  • MC74AC20 - Dual 4-Input NAND Gate (ON Semiconductor)
  • MC74AC240 - Octal Buffer/Line Driver (ON Semiconductor)
  • MC74AC244 - Octal Buffer/Line Driver (ON Semiconductor)
  • MC74AC245 - OCTAL BIDIRECTIONAL TRANSCEIVER (ON Semiconductor)
  • MC74AC253 - DUAL 4-INPUT MULTIPLEXER (ON Semiconductor)
  • MC74AC257 - QUAD 2-INPUT MULTIPLEXER (ON Semiconductor)
  • MC74AC259 - 8-BIT ADDRESSABLE LATCH (ON Semiconductor)
  • MC74AC273 - Octal D Flip-Flop (ON Semiconductor)
  • MC74AC00 - Quad 2-Input NAND Gate (ON Semiconductor)
Other Datasheets by Motorola

Full PDF Text Transcription

Click to expand full text
( DataSheet : www.DataSheet4U.com ) MC74AC299 MC74ACT299 8ĆInput Universal Shift/Storage Register with Common Parallel I/0 Pins 8-INPUT UNIVERSAL SHIFT/STORAGE REGISTER WITH COMMON PARALLEL I/O PINS The MC74AC299/74ACT299 is an 8-bit universal shift/storage register with 3-state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops Q0, Q7 to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register.
Published: |