Datasheet4U Logo Datasheet4U.com

MC74F379 - QUAD PARALLEL REGISTER WITH ENABLE

Key Features

  • the common Enable rather than common Master Reset. The F379 consists of four edge-triggered D-type flip-flops with individual D inputs and Q and Q outputs. The Clock (CP) and Enable (E) inputs are common to all flip-flops. When E is HIGH, the register will retain the present data independent of the CP input. The Dn and E inputs can change when the clock is in either state, provided that the recommended setup and hold times are observed. This circuit is designed to prevent false clocking by trans.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MC74 Serial Digital Temperature Sensor ON Semiconductor
MC740-430E 47-Gb/s 4:1 Multiplexer ETC
MC7400 N-Channel Enhancement Mode Field Effect Transistor Freescale
MC74005N 8-function calculator unit co-operating ETC
MC74007N 8-function calculator unit co-operating ETC

Other Datasheets by Motorola Semiconductor (now NXP Semiconductors)

Part Number Description
MC74F37 QUAD 2-INPUT NAND BUFFER
MC74F373 OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS
MC74F374 OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
MC74F377 OCTAL D FLIP-FLOP WITH ENABLE
MC74F378 PARALLEL D REGISTER WITH ENABLE

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MC54/74F379 QUAD PARALLEL REGISTER The MC54/74F379 is a 4-bit register with a buffered common enable. This device is similar to the F175 but features the common Enable rather than common Master Reset. The F379 consists of four edge-triggered D-type flip-flops with individual D inputs and Q and Q outputs. The Clock (CP) and Enable (E) inputs are common to all flip-flops. When E is HIGH, the register will retain the present data independent of the CP input. The Dn and E inputs can change when the clock is in either state, provided that the recommended setup and hold times are observed. This circuit is designed to prevent false clocking by transitions on the E input.