Datasheet4U Logo Datasheet4U.com

MC74HC242 - Quad 3-State Bus Transceiver

Datasheet Summary

Description

DATA PORTS A1 A4 (Pins 3,4,5,6) and B1

B4 (Pins 11,10,9,8) Data on these pins may be transferred between data buses.

impedance).

to B En

📥 Download Datasheet

Datasheet preview – MC74HC242

Datasheet Details

Part number MC74HC242
Manufacturer Motorola
File Size 119.14 KB
Description Quad 3-State Bus Transceiver
Datasheet download datasheet MC74HC242 Datasheet
Additional preview pages of the MC74HC242 datasheet.

📁 Similar Datasheet

  • MC74HC240A - Octal 3-State Inverting Buffer/Line Driver/Line Receiver (ON Semiconductor)
  • MC74HC244A - Octal 3-State Noninverting Buffer/Line Driver/Line Receiver (ON Semiconductor)
  • MC74HC245A - Octal 3-State Noninverting Bus Transceiver (ON Semiconductor)
  • MC74HC20A - Dual 4-Input NAND Gate (ON Semiconductor)
  • MC74HC238A - 1-of-8 Decoder/Demultiplexer (ON Semiconductor)
  • MC74HC251A - 8-Input Data Selector/Multiplexer (ON Semiconductor)
  • MC74HC259A - 8-Bit Addressable Latch 1-of-8 Decoder (ON Semiconductor)
  • MC74HC273A - Octal D Flip-Flop (ON Semiconductor)
  • MC74HC00A - Quad 2-Input NAND Gate (ON Semiconductor)
  • MC74HC02A - Quad 2-Input NOR Gate (ON Semiconductor)
Other Datasheets by Motorola
  • MC74HC240A - Octal 3-State Inverting Buffer/Line Driver/Line Receiver
  • MC74HC241A - Octal 3-State Noninverting Buffer/Line Driver/Line Receiver
  • MC74HC244A - Octal 3-State Noninverting Buffer/Line Driver/Line Receiver
  • MC74HC245A - Octal 3-State Noninverting Bus Transceiver
  • MC74HC20 - Dual 4-Input NAND Gate
  • MC74HC20A - Dual 4-Input NAND Gate
  • MC74HC237 - 1-of-8 Decoder/Demultiplexer
  • MC74HC251 - 8-Input Data Selector/Multiplexer

Full PDF Text Transcription

Click to expand full text
MOTOROLA SEMICONDUCTOR TECHNICAL DATA Quad 3-State Bus Transceiver High–Performance Silicon–Gate CMOS The MC74HC242 is identical in pinout to the LS242. The device inputs are compatible with Standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. This quad bus transceiver is designed for asynchronous two–way communications between data buses. The states of the Output Enables (A–to–B Enable and B–to–A Enable) determine both the direction of data flow (from A to B or from B to A) and the modes of the Data Ports (input, output, or high–impedance).
Published: |