MC88LV915
Key Features
- Five Outputs (Q0–Q4) with Output–Output Skew < 500 ps each being phase and frequency locked to the SYNC input
- Test Mode pin (PLL_EN) provided for low frequency testing. Two selectable CLOCK inputs for test or redundancy purposes
- Lock Indicator (LOCK) accuracy indicates a phase–locked state Yield Surfac
