MCM32A832 - 128KB/256KB Secondary Cache Module

Motorola Semiconductor (now NXP Semiconductors)

Download the MCM32A832 datasheet PDF. This datasheet also covers the MCM32A732SG33 variant, as both devices belong to the same 128kb/256kb secondary cache module family and are provided as variant models within a single manufacturer datasheet.

📥 Download Datasheet

MCM32A832 128kb/256kb secondary cache module by Motorola Semiconductor (now NXP Semiconductors) - Datasheet Preview — Note: The manufacturer provides a single datasheet file (MCM32A732SG33_MotorolaInc.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number	MCM32A832
Manufacturer	Motorola Semiconductor (now NXP Semiconductors)
File Size	169.29 KB
Description	128KB/256KB Secondary Cache Module
Datasheet	MCM32A832 Datasheet

Other Datasheets by Motorola Semiconductor (now NXP Semiconductors)

Part Number	Description
MCM32A864	128KB/256KB Secondary Cache Module
MCM32A32	128KB and 256KB Secondary Cache Fast Static RAM
MCM32A64	128KB and 256KB Secondary Cache Fast Static RAM
MCM32A732	128KB/256KB Secondary Cache Module
MCM32A764	128KB/256KB Secondary Cache Module
MCM32A932	128KB/256KB Secondary Cache Module
MCM32A964	128KB/256KB Secondary Cache Module
MCM32AB128	128KB/256KB/512KB Secondary Cache
MCM32AB32	128KB/256KB/512KB Secondary Cache
MCM32AB64	128KB/256KB/512KB Secondary Cache

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

MOTOROLA SEMICONDUCTOR TECHNICAL DATA Advance Information 128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems This family of cache modules is well suited to provide the secondary cache for the Intel 82420 PCI chipset. This family provides the 128K Byte and 256K Byte cache sizes with valid, dirty and a choice of 7, 8, or 9 tag bits. The tag/valid bits have 12 ns access times for zero wait states at 33 MHz clock speeds. The PD pins map into the configuration register of the 82420 for auto–configuration of the cache controller during system startup.