Click to expand full text
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order this document by MCM62486B/D
32K x 9 Bit BurstRAM™ Synchronous Static RAM
With Burst Counter and Self–Timed Write
The MCM62486B is a 294,912 bit synchronous static random access memory designed to provide a burstable, high–performance, secondary cache for the i486 and Pentium™ microprocessors. It is organized as 32,768 words of 9 bits, fabricated with Motorola’s high–performance silicon–gate CMOS technology. The device integrates input registers, a 2–bit counter, high speed SRAM, and high drive capability outputs onto a single monolithic circuit for reduced parts count implementation of cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K).