MCM62Y308 Datasheet PDF (Synchronous Line Buffer:8K x 8 Bit Fast Static Dual Ported Memory)

MCM62Y308 - Synchronous Line Buffer:8K x 8 Bit Fast Static Dual Ported Memory

Description

SOJ Pin Locations 11 Symbol K Type Input Description CLOCK

System clock input pin accepting a minimum 8 ns clock high or clock low pulse at a minimum 20 ns clock cycle.

All other synchronous inputs excluding the test access port are captured on the rising edge of this signal.

Features

on the rising edge of TCK. This is the input side of the serial register placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP state machine and what instruction is active in the TAP instruction register. This circuit is desig.

Datasheet Details

Part number	MCM62Y308
Manufacturer	Motorola
File Size	257.20 KB
Description	Synchronous Line Buffer:8K x 8 Bit Fast Static Dual Ported Memory
Datasheet	MCM62Y308 Datasheet
Additional preview pages of the MCM62Y308 datasheet.

📁 Similar Datasheet

MCM6229A - 256K x 4-Bit Static RAM (Motorola Semiconductor)

MCM6064 - 8K x 8-Bit CMOS SRAM (Motorola Semiconductor)

MCM60L64 - 8K x 8-Bit CMOS SRAM (Motorola Semiconductor)

MCM6306D - 32K x 8-Bit 3.3V Fast Static RAM (Motorola Semiconductor)

MCM6605A - 4096-Bit DRAM (Motorola Semiconductor)

MCM6641 - 4096-Bit Static RAM (Motorola Semiconductor)

MCM6670 - (MCM6670 / MCM6674) 128c x 7 x 5 Character Generator (Motorola Semiconductor)

MCM66700 - 8192-Bit ROM (Motorola Semiconductor)

MCM66710 - (MCM66700 - MCM66790) 8192-Bit ROM (Motorola Semiconductor)

MCM66714 - 8192-Bit ROM (Motorola Semiconductor)

Full PDF Text Transcription

Click to expand full text

MOTOROLA SEMICONDUCTOR TECHNICAL DATA Order this document by MCM62Y308/D Advance Information MCM62Y308 J PACKAGE 300 MIL SOJ CASE 857–02 Synchronous Line Buffer: 8K x 8 Bit Fast Static Dual Ported Memory With IEEE Standard 1149.1 Test Access Port and Boundary–Scan (JTAG) The MCM62Y308 is a synchronous, dual ported memory organized as 8,192 words of 8 bits each, fabricated using Motorola’s double–metal, double–poly, 0.65 µm CMOS process. It is intended for high speed video or other applications which process data on a line–by–line basis. Through the use of a single clock and port control inputs, separate read and write data ports provide simultaneous access to a common memory array.

Published: Apr 30, 2005 |