Datasheet4U Logo Datasheet4U.com

MCM63Z819 - 128K x 36 and 256K x 18 Bit Flow-Through ZBT RAM Synchronous Fast Static RAM

Download the MCM63Z819 datasheet PDF. This datasheet also covers the MCM63Z819TQ11 variant, as both devices belong to the same 128k x 36 and 256k x 18 bit flow-through zbt ram synchronous fast static ram family and are provided as variant models within a single manufacturer datasheet.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (MCM63Z819TQ11_MotorolaInc.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
MCM6306D 32K x 8-Bit 3.3V Fast Static RAM Motorola Semiconductor
MCM6064 8K x 8-Bit CMOS SRAM Motorola Semiconductor
MCM60L64 8K x 8-Bit CMOS SRAM Motorola Semiconductor
MCM6229A 256K x 4-Bit Static RAM Motorola Semiconductor
MCM6605A 4096-Bit DRAM Motorola Semiconductor

Other Datasheets by Motorola Semiconductor (now NXP Semiconductors)

Part Number Description
MCM63Z736 128K x 36 and 256K x 18 Bit Pipelined ZBT RAM Synchronous Fast Static RAM
MCM63Z737 128K x 36 and 256K x 18 Bit Flow-Through ZBT RAM Synchronous Fast Static RAM
MCM6323A 64K x 16 Bit 3.3 V Asynchronous Fast Static RAM
MCM6341 128K x 24 Bit Static Random Access Memory
MCM6343 256K x 15 Bit 3.3 V Asynchronous Fast Static RAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MOTOROLA SEMICONDUCTOR TECHNICAL DATA Advance Information 128K x 36 and 256K x 18 Bit Flow–Through ZBT™ RAM Synchronous Fast Static RAM The ZBT RAM is a 4M–bit synchronous fast static RAM designed to provide zero bus turnaround. The ZBT RAM allows 100% use of bus cycles during back–to–back read/write and write/read cycles. The MCM63Z737 is organized as 128K words of 36 bits each and the MCM63Z819 is organized as 256K words of 18 bits each, fabricated with high performance silicon gate CMOS technology. This device integrates input registers, a 2–bit address counter, and high speed SRAM onto a single monolithic circuit for reduced parts count in communication applications. Synchronous design allows precise cycle control with the use of an external clock (CK).