Datasheet4U Logo Datasheet4U.com

SN74LS148 - 10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS

This page provides the datasheet information for the SN74LS148, a member of the SN74LS147D 10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS family.

📥 Download Datasheet

Datasheet preview – SN74LS148

Datasheet Details

Part number SN74LS148
Manufacturer Motorola
File Size 231.44 KB
Description 10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS
Datasheet download datasheet SN74LS148 Datasheet
Additional preview pages of the SN74LS148 datasheet.

📁 Similar Datasheet

  • SN74LS148 - Priority Encoders (ON Semiconductor)
  • SN74LS148 - 10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS (Texas Instruments)
  • SN74LS148D - Priority Encoders (ON Semiconductor)
  • SN74LS148D - 10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS (Texas Instruments)
  • SN74LS148N - Priority Encoders (ON Semiconductor)
  • SN74LS148N - 10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS (Texas Instruments)
  • SN74LS14 - Hex Schmitt-Trigger Inverter (Texas Instruments)
  • SN74LS14 - Schmitt Triggers Dual Gate/Hex Inverter (ON Semiconductor)
  • SN74LS145 - 1-of-10 Decoder/Driver (ON Semiconductor)
  • SN74LS145 - BCD to Decimal Decoders/Drivers (Texas Instruments)
Other Datasheets by Motorola
  • SN74LS14 - SCHMITT TRIGGERS DUAL GATE/HEX INVERTER
  • SN74LS145 - 1-OF-10 DECODER/DRIVER OPEN-COLLECTOR
  • SN74LS147 - 10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS
  • SN74LS10 - TRIPLE 3-INPUT NAND GATE
  • SN74LS107A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
  • SN74LS109A - DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP
  • SN74LS11 - TRIPLE 3-INPUT AND GATE
  • SN74LS112A - DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

Full PDF Text Transcription

Click to expand full text
10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS The SN54 / 74LS147 and the SN54/ 74LS148 are Priority Encoders. They provide priority decoding of the inputs to ensure that only the highest order data line is encoded. Both devices have data inputs and outputs which are active at the low logic level. The LS147 encodes nine data lines to four-line (8-4-2-1) BCD. The implied decimal zero condition does not require an input condition because zero is encoded when all nine data lines are at a high logic level. The LS148 encodes eight data lines to three-line (4-2-1) binary (octal). By providing cascading circuitry (Enable Input EI and Enable Output EO) octal expansion is allowed without needing external circuitry.
Published: |