Datasheet4U.com

SN74LS280 Datasheet PDF

Motorola SN74LS280

9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS

Part No. SN74LS280
Datasheet SN74LS280 Download
Manufacturer
Motorola
Description 9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS
Buy Stock & Price
SN74LS280 datasheet page 1 preview
9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS The SN54/ 74LS280 is a Universal 9-Bit Parity Generator / Checker. It features odd / even outputs to facilitate either odd or even parity. By cascading, the word length is easily expanded. The LS280 is designed without the expander input implementation, but the corresponding function is provided by an input at Pin 4 and the absence of any connection at Pin 3. This design permits the LS280 to be substituted for the LS180 which results in improved performance. The LS280 has buffered inputs to lower the drive requirements to one LS unit load.
● Generates Either Odd or Even Parity for Nine Data Lines
● Typical Data-to-Output Delay of only 33 ns
● Cascadable for n-Bits
● Can Be Used To Upgrade Systems Using MSI Parity Circuits
● Typical Power Dissipation = 80 mW INPUTS VCC F 14 13 E 12 DC 11 10 B 9 A 8 F ED CB GA ∑∑ H I EVEN ODD 12 GH INPUTS 34567 NC I ∑ ∑ GND INPUT EVEN ODD OUTPUTS FUNCTION TABLE NUMBER OF INPUTS A
SN74LS280 page 2 preview SN74LS280 page 3 preview