Datasheet4U Logo Datasheet4U.com

SN74LS48 - BCD TO 7-SEGMENT DECODER

Download the SN74LS48 datasheet PDF. This datasheet also covers the SN74LS48D variant, as both devices belong to the same bcd to 7-segment decoder family and are provided as variant models within a single manufacturer datasheet.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (SN74LS48D_MotorolaInc.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
BCD TO 7-SEGMENT DECODER The SN54 / 74LS48 is a BCD to 7-Segment Decoder consisting of NAND gates, input buffers and seven AND-OR-INVERT gates. Seven NAND gates and one driver are connected in pairs to make BCD data and its complement available to the seven decoding AND-OR-INVERT gates. The remaining NAND gate and three input buffers provide lamp test, blanking input/rippleblanking input for the LS48. The circuit accepts 4-bit binary-coded-decimal (BCD) and, depending on the state of the auxiliary inputs, decodes this data to drive other components. The relative positive logic output levels, as well as conditions required at the auxiliary inputs, are shown in the truth tables. The LS48 circuit incorporates automatic leading and / or trailing edge zero-blanking control (RBI and RBO).