Datasheet4U Logo Datasheet4U.com

MTV012A - 8051 Embedded CRT Monitor Controller Mask Version

General Description

The MTV012A micro controller is an 8051 CPU core-embedded device specially tailored to CRT monitor applications.

It includes an 8051 CPU core, 256-byte SRAM, 14 built-in PWM DACs, DDC1/DDC2B interface, 24Cxx series EEPROM interface and an 8K-byte internal program ROM.

Key Features

  • 8051 core. 256 bytes internal RAM. 8K bytes program Mask ROM. 14 channels 10V open drain PWM DAC, 10 dedicated channels and 4 channels shared with I/O pin. 20 bi-direction I/O pin, 12 dedicated pin, 4 shared with DAC, 4 shared with DDC/IIC interface. 3 output pins shared with H/V sync output and self test output pins. SYNC processor for composite sync separation, polarity and frequency check, and polarity adjustment. Built-in monitor self test pattern generator. Built-in Low Power Reset circuit.

📥 Download Datasheet

Datasheet Details

Part number MTV012A
Manufacturer Myson
File Size 102.97 KB
Description 8051 Embedded CRT Monitor Controller Mask Version
Datasheet download datasheet MTV012A Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MTV-2216WD LCD TVs Manual ETC
MTV10N100E TMOS POWER FET 10 AMPERES 1000 VOLTS Motorola
MTV16N50E TMOS POWER FET 16 AMPERES 500 VOLTS Motorola
MTV16N50E Power Field Effect Transistor ON Semiconductor
MTV20N50E TMOS POWER FET Motorola

Other Datasheets by Myson

Part Number Description
MTV012E 8051 Embedded CRT Monitor Controller OTP Version
MTV016 Enhanced On-Screen-Display Controller
MTV018 Super On-Screen-Display
MTV003 Microprocessor Compatible Monitor Controller
MTV003N Microprocessor Compatible Monitor Controller

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MYSON TECHNOLOGY MTV012A 8051 Embedded CRT Monitor Controller Mask Version FEATURES 8051 core. 256 bytes internal RAM. 8K bytes program Mask ROM. 14 channels 10V open drain PWM DAC, 10 dedicated channels and 4 channels shared with I/O pin. 20 bi-direction I/O pin, 12 dedicated pin, 4 shared with DAC, 4 shared with DDC/IIC interface. 3 output pins shared with H/V sync output and self test output pins. SYNC processor for composite sync separation, polarity and frequency check, and polarity adjustment. Built-in monitor self test pattern generator. Built-in Low Power Reset circuit. IIC interface for DDC1/DDC2B and EEPROM, only one EEPROM needed to store DDC1/DDC2B and display mode information. Watch dog timer with programmable interval. 40 pin PDIP package.