Datasheet4U Logo Datasheet4U.com

D4564163 - UPD4564163

General Description

The µPD4564441, 4564841, 4564163 are high-speed 67,108,864-bit synchronous dynamic random-access memories, organized as 4,194,304 × 4 × 4, 2,097,152 × 8 × 4, 1,048,576 ×16 × 4 (word × bit × bank), respectively.

The synchronous DRAMs achieved high-speed data transfer using the pipeline architecture.

Key Features

  • Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge.
  • Pulsed interface.
  • Possible to assert random column address in every cycle.
  • Quad internal banks controlled by A12 and A13 (Bank Select).
  • Byte control (×16) by LDQM and UDQM.
  • Programmable Wrap sequence (Sequential / Interleave).
  • Programmable burst length (1, 2, 4, 8 and full page).
  • Programmable /CAS latency (2 and 3).
  • Automatic prech.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
D4564841G5 UPD4564841G5 ETC
D4503B Hex 2 State Buffer ETC
D4515 Low-frequency amplification shell rated bipolar transistors JILIN SINO
D4515 NPN Transistor ATE
D452 N-Channel MOSFET Alpha & Omega Semiconductors

Other Datasheets by NEC (now Renesas Electronics)

Part Number Description
D45128163G5 UPD45128163G5
D45128441G5 UPD45128441G5
D45128841G5 UPD45128841G5
D4516161CG5 UPD4516161CG5

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DATA SHEET MOS INTEGRATED CIRCUIT µPD4564441, 4564841, 4564163 64M-bit Synchronous DRAM 4-bank, LVTTL Description The µPD4564441, 4564841, 4564163 are high-speed 67,108,864-bit synchronous dynamic random-access memories, organized as 4,194,304 × 4 × 4, 2,097,152 × 8 × 4, 1,048,576 ×16 × 4 (word × bit × bank), respectively. The synchronous DRAMs achieved high-speed data transfer using the pipeline architecture. All inputs and outputs are synchronized with the positive edge of the clock. The synchronous DRAMs are compatible with Low Voltage TTL (LVTTL). These products are packaged in 54-pin TSOP (II).