Datasheet4U Logo Datasheet4U.com

UPD2147-3 - 4096 x 1 BIT STATIC RAMI

Download the UPD2147-3 datasheet PDF. This datasheet also covers the UPD2147 variant, as both devices belong to the same 4096 x 1 bit static rami family and are provided as variant models within a single manufacturer datasheet.

Key Features

  • The IlPD2147 is a 4096-bit static Random Access Memory organized as 4096 words by 1-bit. Using a scaled NMOS technology, it incorporates an innovative design approach which provides the ease-of-use features associated with non-clocked static memories and the reduced standby power dissipation associated with clocked static memories. The result is low standby power dissipation without the need for clocks, address setup and hold times. In addition, data rates are not reduced due to cycle times tha.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (UPD2147-NEC.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
UPD2101AL 1K-Bit Static MOS RAM NEC Electronics
UPD2102AL 1K-Bit Fully Decoded Static MOS RAM NEC Electronics
UPD2010AL 1K-Bit Static MOS RAM NEC Electronics
UPD2364 ROM 8192 words / 8-Bit NEC Electronics
UPD2364A 8192 x 8-Bit Mask Programmable NMOS ROM NEC Electronics

Other Datasheets by NEC (now Renesas Electronics)

Part Number Description
UPD2147-2 4096 x 1 BIT STATIC RAMI
UPD2147-5 4096 x 1 BIT STATIC RAMI
UPD2147 4096 x 1 BIT STATIC RAMI
UPD2149 4096 (1024 x 4) BIT STATIC RAM
UPD2149-1 4096 (1024 x 4) BIT STATIC RAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
NEe Microcomputers, Inc. 4096 x 1 BIT STATIC RAMI NEe J.L PD2147-2 p.PD2147-3 J.L PD2147-5 FEATURES The IlPD2147 is a 4096-bit static Random Access Memory organized as 4096 words by 1-bit. Using a scaled NMOS technology, it incorporates an innovative design approach which provides the ease-of-use features associated with non-clocked static memories and the reduced standby power dissipation associated with clocked static memories. The result is low standby power dissipation without the need for clocks, address setup and hold times. In addition, data rates are not reduced due to cycle times that are longer than access times. CS controls the power down feature.