Datasheet4U Logo Datasheet4U.com

UPD4564163 - 64M-bit Synchronous DRAM

This page provides the datasheet information for the UPD4564163, a member of the UPD4564441 64M-bit Synchronous DRAM family.

Datasheet Summary

Description

The µPD4564441, 4564841, 4564163 are high-speed 67,108,864-bit synchronous dynamic random-access memories, organized as 4,194,304 × 4 × 4, 2,097,152 × 8 × 4, 1,048,576 ×16 × 4 (word × bit × bank), respectively.

The synchronous DRAMs achieved high-speed data transfer using the pipeline architecture.

Features

  • Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge.
  • Pulsed interface.
  • Possible to assert random column address in every cycle.
  • Quad internal banks controlled by A12 and A13 (Bank Select).
  • Byte control (×16) by LDQM and UDQM.
  • Programmable Wrap sequence (Sequential / Interleave).
  • Programmable burst length (1, 2, 4, 8 and full page).
  • Programmable /CAS latency (2 and 3).
  • Automatic prech.

📥 Download Datasheet

Datasheet preview – UPD4564163

Datasheet Details

Part number UPD4564163
Manufacturer NEC
File Size 657.15 KB
Description 64M-bit Synchronous DRAM
Datasheet download datasheet UPD4564163 Datasheet
Additional preview pages of the UPD4564163 datasheet.

📁 Similar Datasheet

  • UPD4564163 - (UPD4564841/441/163) 64M-bit SDRAM (Elpida Memory)
  • UPD4564441 - (UPD4564841/441/163) 64M-bit SDRAM (Elpida Memory)
  • UPD4564841 - (UPD4564841/441/163) 64M-bit SDRAM (Elpida Memory)
  • UPD4503B - Hex 2 State Buffer (ETC)
  • UPD4516161D - 16M Bit Synchronous DRAM (Elpida)
  • UPD458 - Fully Decoded 8192-Bit Electrically Erasable and Programmable ROM (NEC Electronics)
  • UPD4066B - Quad Analog Switch / Miltiplexer (ETC)
  • UPD41256 - 262144 Dynamic NMOS RAM (NEC Electronics)
  • UPD41257 - 262144 Dynamic NMOS RAM (NEC Electronics)
  • UPD41264 - Dual Port Graphics Buffer (NEC Electronics)
Other Datasheets by NEC

Full PDF Text Transcription

Click to expand full text
DATA SHEET MOS INTEGRATED CIRCUIT µPD4564441, 4564841, 4564163 64M-bit Synchronous DRAM 4-bank, LVTTL Description The µPD4564441, 4564841, 4564163 are high-speed 67,108,864-bit synchronous dynamic random-access memories, organized as 4,194,304 × 4 × 4, 2,097,152 × 8 × 4, 1,048,576 ×16 × 4 (word × bit × bank), respectively. The synchronous DRAMs achieved high-speed data transfer using the pipeline architecture. All inputs and outputs are synchronized with the positive edge of the clock. The synchronous DRAMs are compatible with Low Voltage TTL (LVTTL). These products are packaged in 54-pin TSOP (II).
Published: |