UPD72852A - IEEE1394a-2000 COMPLIANT 400 Mbps TWO-PORT PHY LSI

Product Overview

NEC

Part number	UPD72852A
Manufacturer	NEC
File Size	432.78 KB
Description	IEEE1394a-2000 COMPLIANT 400 Mbps TWO-PORT PHY LSI
Datasheet	UPD72852A Datasheet
Additional preview pages of the UPD72852A datasheet.

The two-port physical layer LSI complies with IEEE1394a-2000.
Fully interoperable with IEEE1394 std 1394 Link (FireWireTM, i. LINKTM).
Meets IntelTM Mobile Power Guideline 2000.
Full IEEE1394a-2000 support includes: Suspend/Resume, connection debounce, arbitrated short bus reset, multi-speed concatenation, arbitration acceleration, fly-by concatenation.
Suspend Debounce timer for ESD.
“BIAS Detected” signal output.
Double speed signa.

📁 Similar Datasheet

UPD7281 - Image Pipelined Processor (NEC Electronics)
UPD72020 - CMOS Graphics Display Controller (NEC Electronics)
UPD720201 - USB3.0 HOST CONTROLLER (Renesas)
UPD720202 - USB3.0 HOST CONTROLLER (Renesas)
UPD72020GC-8-3B6 - CMOS Graphic Display Controller (ETC)
uPD720210 - Four-port USB3.0 Hub Controller (Renesas)
UPD72022 - Intelligent Display Processor (NEC Electronics)
uPD720231 - USB3.0 to SATA3 BRIDGE CONTROLLER User Hardware Manual (Renesas)

Other Datasheets by NEC

Published: Jan 20, 2010 |