Datasheet4U Logo Datasheet4U.com

NTE2102 - Integrated Circuit NMOS / 1K Static RAM

General Description

The NTE2101 is a high speed 1024 x 1 bit static random access read/write memory in a 16 Lead DIP type package designed using N

Channel depletion mode silicon gate technology.

Static storage cells eliminate the need for clock or refresh circuitry.

Key Features

  • D Single 5V Supply D All Inputs and Outputs Directly DTL/TTL Compatible D Static Operation.
  • No Clocks or Refresh D All Inputs Protected Against Static Charge D 350ns Access Time Absolute Maximum Ratings: (Note 1) Voltage at Any Pin.
  • . . . . 0.5V to +7V Power Dissipation, PD.
  • . . 1W St.

📥 Download Datasheet

Datasheet Details

Part number NTE2102
Manufacturer NTE Electronics (defunct)
File Size 28.73 KB
Description Integrated Circuit NMOS / 1K Static RAM
Datasheet download datasheet NTE2102 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
NTE214 (NTE74xx) Transistor Logic NTE Electronics
NTE2000 (NTExxxx) Linear Integrated Circuits NTE Electronics
NTE2001 (NTExxxx) Linear Integrated Circuits NTE Electronics
NTE2003 (NTExxxx) Linear Integrated Circuits NTE Electronics
NTE2004 (NTExxxx) Linear Integrated Circuits NTE Electronics

Other Datasheets by NTE Electronics (defunct)

Part Number Description
NTE210 Silicon Complementary Transistors
NTE21 Silicon Complementary Transistors
NTE211 Silicon Complementary Transistors
NTE21128 Integrated Circuit NMOS / 128K (16K x 8) UV EPROM
NTE2114 Integrated Circuit MOS / Static 4K RAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
NTE2102 Integrated Circuit NMOS, 1K Static RAM (SRAM), 350ns Description: The NTE2101 is a high–speed 1024 x 1 bit static random access read/write memory in a 16–Lead DIP type package designed using N–Channel depletion mode silicon gate technology. Static storage cells eliminate the need for clock or refresh circuitry. Low threshold silicon gate N–Channel technology allows complete DTL/TTL compatibility of all inputs and outputs as well as a single 5V supply. The separate chip enable input (CE) controlling the output allows easy memory expansion by OR–tying individual devices to a data bus. Data in and data out have the same polarity.