Datasheet4U Logo Datasheet4U.com

74AUP1G373 - Low-power D-type transparent latch

General Description

The 74AUP1G373 provides the single D-type transparent latch with 3-state output.

While the latch-enable (LE) input is high, the Q output follows the data (D) input.

Key Features

  • s Wide supply voltage range from 0.8 V to 3.6 V s High noise immunity s Complies with JEDEC standards: x JESD8-12 (0.8 V to 1.3 V) x JESD8-11 (0.9 V to 1.65 V) x JESD8-7 (1.2 V to 1.95 V) x JESD8-5 (1.8 V to 2.7 V) x JESD8-B (2.7 V to 3.6 V) s ESD protection: x HBM JESD22-A114E Class 3A exceeds 5000 V x MM JESD22-A115-A exceeds 200 V x CDM JESD22-C101-C exceeds 1000 V s Low static power consumption; ICC = 0.9 µA (maximum) s Latch-up performance exceeds 100 mA per JESD 78 Class II s Inputs accept.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74AUP1G373 Low-power D-type transparent latch nexperia
74AUP1G373-Q100 Low-power D-type transparent latch nexperia
74AUP1G374 Low-power D-type flip-flop nexperia
74AUP1G374-Q100 Low-power D-type flip-flop nexperia
74AUP1G32 Low-power 2-input OR gate NXP

Other Datasheets by NXP Semiconductors

Part Number Description
74AUP1G386 Low-power 3-input EXCLUSIVE-OR gate
74AUP1G00 Low-power 2-input NAND gate
74AUP1G04 Low-power inverter
74AUP1G06 Low-power inverter
74AUP1G07 Low-power buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74AUP1G373 Low-power D-type transparent latch; 3-state Rev. 03 — 9 January 2008 www.DataSheet4U.com Product data sheet 1. General description The 74AUP1G373 provides the single D-type transparent latch with 3-state output. While the latch-enable (LE) input is high, the Q output follows the data (D) input. When pin LE is LOW, the latch stores the information that was present at the D-input one set-up time preceding the HIGH-to-LOW transition of pin LE. When pin OE is LOW, the contents of the latch is available at the (Q) output. When pin OE is HIGH, the output goes to the high-impedance OFF-state. Operation of input pin OE does not affect the state of the latch.