Datasheet4U Logo Datasheet4U.com

74LVC595A - 8-bit serial-in/serial-out or parallel-out shift register

General Description

The 74LVC595A is an 8-bit serial-in/serial or parallel-out shift register with a storage register and 3-state outputs.

Both the shift and storage register have separate clocks.

The input can be driven from either 3.3 V or 5 V devices.

Key Features

  • s s s s s s s s 5 V tolerant inputs/outputs for interfacing with 5 V logic Wide supply voltage range from 1.2 V to 3.6 V CMOS low-power consumption Direct interface with TTL levels Balanced propagation delays All inputs have Schmitt-trigger action Complies with JEDEC standard JESD8-B/JESD36 ESD protection: x HBM JESD22-A114-D exceeds 2000 V x CDM JESD22-C101-C exceeds 1000 V s Specified from.
  • 40 °C to +85 °C and.
  • 40 °C to +125 °C. 3.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LVC595A 8-bit serial-in/serial-out or parallel-out shift register nexperia
74LVC594A 8-bit shift register NXP
74LVC594A 8-bit shift register nexperia
74LVC594A-Q100 8-bit shift register nexperia
74LVC540A OCTAL BUFFER/LINE DRIVER Diodes

Other Datasheets by NXP Semiconductors

Part Number Description
74LVC16244A 16-bit buffer/line driver
74LVC1G125 Bus buffer/line driver
74LVC1G157 Single 2-input multiplexer
74LVC1G175 Single D-type flip-flop
74LVC1G3157 2-channel analog multiplexer/demultiplexer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74LVC595A Rev. 01 — 29 May 2007 www.DataSheet4U.com 8-bit serial-in/serial-out or parallel-out shift register; 3-state Product data sheet 1. General description The 74LVC595A is an 8-bit serial-in/serial or parallel-out shift register with a storage register and 3-state outputs. Both the shift and storage register have separate clocks. The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment. This device is fully specified for partial Power-down applications using IOFF. The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down. Data is shifted on the positive-going transitions of the SHCP input.