Datasheet4U Logo Datasheet4U.com

GTL2003 - 8-bit bidirectional low voltage translator

General Description

The Gunning Transceiver Logic - Transceiver Voltage Clamps (GTL-TVC) provide high-speed voltage translation with low ON-state resistance and minimal propagation delay.

The GTL2003 provides eight NMOS pass transistors (Sn and Dn) with a common gate (GREF) and a reference transistor (SREF and DREF).

Key Features

  • 8-bit bidirectional low voltage translator.
  • Allows voltage level translation between 0.8 V, 0.9 V, 1.0 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, and 5 V buses which allows direct interface with GTL, GTL+, LVTTL/TTL and 5 V CMOS levels.
  • Provides bidirectional voltage translation with no direction pin.
  • Low 6.5  ON-state resistance (Ron) between input and output pins (Sn/Dn).
  • Supports hot insertion.
  • No power supply required: will not latch up.
  • 5 V tolerant inputs.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
GTL2000 22-bit bi-directional low voltage translator NXP
GTL2002 2-bit bi-directional low voltage translator NXP
GTL2004 Quad GTL/GTL to LVTTL/TTL bidirectional latched translator NXP
GTL2005 Quad GTL/GTL+ to LVTTL/TTL bidirectional non-latched translator NXP
GTL2006 13-bit GTL-/GTL/GTL+ to LVTTL translator NXP

Other Datasheets by NXP Semiconductors

Part Number Description
GTL2014 4-bit LVTTL to GTL transceiver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
GTL2003 8-bit bidirectional low voltage translator Rev. 2 — 3 July 2012 Product data sheet 1. General description The Gunning Transceiver Logic - Transceiver Voltage Clamps (GTL-TVC) provide high-speed voltage translation with low ON-state resistance and minimal propagation delay. The GTL2003 provides eight NMOS pass transistors (Sn and Dn) with a common gate (GREF) and a reference transistor (SREF and DREF). The device allows bidirectional voltage translations between 0.8 V and 5.0 V without use of a direction pin. Voltage translation below 0.8 V can be achieved when properly biased. For more information, refer to application note AN11127 (Ref. 1). When the Sn or Dn port is LOW, the clamp is in the ON-state and a low resistance connection exists between the Sn and Dn ports.