Datasheet4U Logo Datasheet4U.com

LPC1547JBD64 - 32-bit ARM Cortex-M3 microcontroller

Download the LPC1547JBD64 datasheet PDF. This datasheet also covers the LPC15xx variant, as both devices belong to the same 32-bit arm cortex-m3 microcontroller family and are provided as variant models within a single manufacturer datasheet.

Description

The LPC15xx are ARM Cortex-M3 based microcontrollers for embedded applications featuring a rich peripheral set with very low power consumption.

Features

  • System:.
  • ARM Cortex-M3 processor (version r2p1), running at frequencies of up to 72 MHz.
  • ARM Cortex-M3 built-in Nested Vectored Interrupt Controller (NVIC).
  • System tick timer.
  • Serial Wire Debug (SWD) with four breakpoints and two watchpoints.
  • Single-cycle multiplier supported.
  • Memory Protection Unit (MPU) included.
  • Memory:.
  • Up to 256 kB on-chip flash programming memory with 256 Byte page write and erase.
  • Up to 36 kB SRAM.
  • 4 kB EEPRO.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (LPC15xx-NXPSemiconductors.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number LPC1547JBD64
Manufacturer NXP Semiconductors
File Size 1.79 MB
Description 32-bit ARM Cortex-M3 microcontroller
Datasheet download datasheet LPC1547JBD64 Datasheet

Full PDF Text Transcription

Click to expand full text
LPC15xx 32-bit ARM Cortex-M3 microcontroller; up to 256 kB flash and 36 kB SRAM; FS USB, CAN, RTC, SPI, USART, I2C Rev. 1 — 19 February 2014 Product data sheet 1. General description The LPC15xx are ARM Cortex-M3 based microcontrollers for embedded applications featuring a rich peripheral set with very low power consumption. The ARM Cortex-M3 is a next generation core that offers system enhancements such as enhanced debug features and a higher level of support block integration. The LPC15xx operate at CPU frequencies of up to 72 MHz. The ARM Cortex-M3 CPU incorporates a 3-stage pipeline and uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals.
Published: |