Datasheet4U Logo Datasheet4U.com

74ABT273A - Octal D-type flip-flop

Datasheet Summary

Description

The 74ABT273A has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs.

The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered.

Features

  • Eight edge-triggered D-type flip-flops.
  • Buffered common clock.
  • Buffered asynchronous Master Reset.
  • Power-up reset.
  • See 74ABT377 for clock enable version.
  • See 74ABT373 for transparent latch version.
  • See 74ABT374 for 3-State version.
  • ESD protection exceeds 2000 V per Mil Std 833 Method 3015 and 200 V per machine model.

📥 Download Datasheet

Datasheet preview – 74ABT273A

Datasheet Details

Part number 74ABT273A
Manufacturer NXP
File Size 104.15 KB
Description Octal D-type flip-flop
Datasheet download datasheet 74ABT273A Datasheet
Additional preview pages of the 74ABT273A datasheet.
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS 74ABT273A Octal D-type flip-flop Product specification IC23 Data Handbook 1995 Sep 06 Philips Semiconductors Philips Semiconductors Product specification Octal D-type flip-flop 74ABT273A FEATURES • Eight edge-triggered D-type flip-flops • Buffered common clock • Buffered asynchronous Master Reset • Power-up reset • See 74ABT377 for clock enable version • See 74ABT373 for transparent latch version • See 74ABT374 for 3-State version • ESD protection exceeds 2000 V per Mil Std 833 Method 3015 and 200 V per machine model. DESCRIPTION The 74ABT273A has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.
Published: |