Datasheet4U Logo Datasheet4U.com

74ABT374A - Octal D-type flip-flop

Datasheet Summary

Description

The 74ABT374A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT374A is an 8-bit, edge triggered register coupled to eight 3-State output buffers.

Features

  • 8-bit positive edge triggered register.
  • 3-State output buffers.
  • Output capability: +64mA/.
  • 32mA.
  • Latch-up protection exceeds 500mA per Jedec Std 17.
  • ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model.

📥 Download Datasheet

Datasheet preview – 74ABT374A

Datasheet Details

Part number 74ABT374A
Manufacturer NXP
File Size 67.72 KB
Description Octal D-type flip-flop
Datasheet download datasheet 74ABT374A Datasheet
Additional preview pages of the 74ABT374A datasheet.

📁 Similar Datasheet

  • 74ABT374 - Octal D-Type Flip-Flop (Fairchild Semiconductor)
  • 74ABT373 - Octal Transparent Latch (Fairchild Semiconductor)
  • 74ABT377 - Octal D-Type Flip-Flop (Fairchild Semiconductor)
  • 74ABT32 - Quad 2-input OR gate (nexperia)
  • 74ABT32D - Quad 2-input OR gate (nexperia)
  • 74ABT32PW - Quad 2-input OR gate (nexperia)
  • 74ABT00 - Quad 2-input NAND gate (Philips)
  • 74ABT00 - Quad 2-input NAND gate (nexperia)
  • 74ABT04 - Hex inverter (Philips)
  • 74ABT04 - Hex inverter (nexperia)
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
Philips Semiconductors Product specification Octal D-type flip-flop; positive-edge trigger (3-State) 74ABT374A FEATURES • 8-bit positive edge triggered register • 3-State output buffers • Output capability: +64mA/–32mA • Latch-up protection exceeds 500mA per Jedec Std 17 • ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model DESCRIPTION The 74ABT374A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive. The 74ABT374A is an 8-bit, edge triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the clock (CP) and Output Enable (OE) control gates. The register is fully edge triggered.
Published: |