Datasheet4U.com

74ABTH16821A Datasheet PDF

NXP Semiconductors 74ABTH16821A

The 74ABT16821A high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive. The 74ABT16821A has two 10-bit, edge triggered registers, with each register coupled to a 3-State output buffer. The two sections of each register are controlled independently by the clock (nCP) and Output Enable (nOE) control gates.
Part No. 74ABTH16821A
Datasheet 74ABTH16821A Download
Manufacturer
NXP Semiconductors
Description 20-bit bus-interface D-type flip-flop
Buy Stock & Price
74ABTH16821A datasheet page 1 preview

FEATURES

● 20-bit positive-edge triggered register
● Multiple VCC and GND pins minimize switching noise
● Live insertion/extraction permitted
● Power-up reset
● Power-up 3-State
● 74ABTH16821A incorporates bus-hold data inputs which eliminate the need for external pull-up resistors to hold unused inputs

DESCRIPTION

Each register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition, is transferred to the corresponding flip-flop’s Q output. The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active Low Output Enable (nOE) controls all ten 3-State buffers independent of the register operation. When nOE is Low, the data in the register appears at the outputs. When nOE is High, the outputs are in high impedance “off” state, which means they will neither drive nor load the bus. Two options are available, 74ABT16821A which does not have the bus-hold feature and 74ABTH16821A which incorporates the bus-hold feature.
74ABTH16821A page 2 preview 74ABTH16821A page 3 preview