Download 74AHC14 Datasheet PDF
74AHC14 page 2
Page 2
74AHC14 page 3
Page 3

74AHC14 Description

74AHCT14 is a high-speed Si-gate CMOS device and is pin patible with Low-power Schottky TTL (LSTTL). It is specified in pliance with JEDEC standard No. 74AHCT14 provides six inverting buffers with Schmitt-trigger action.

74AHC14 Key Features

  • 40 °C to +125 °C SO14
  • 40 °C to +125 °C DHVQFN14
  • 40 °C to +125 °C SO14
  • 4 May 2009