74AHC259 - 8-bit addressable latch

Product Overview

NXP

Part number	74AHC259
Manufacturer	NXP
File Size	95.93 KB
Description	8-bit addressable latch
Datasheet	74AHC259 Datasheet
Additional preview pages of the 74AHC259 datasheet.

The 74AHC/AHCT259 are high-speed Si-gate CMOS devices and are pin compatible with Low power Schottky TTL (LSTTL).

They are specified in compliance with JEDEC standard No.

7A.

ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V CDM EIA/JESD22-C101 exceeds 1000 V.
Balanced propagation delays.
All inputs have Schmitt-trigger actions.
Combines demultiplexer and 8-bit latch.
Serial-to-parallel capability.
Output from each storage bit available.
Random (addressable) data entry.
Easily expandable.
Common reset input.
Useful as a 3-to-8 active HIGH d.

📁 Similar Datasheet

Other Datasheets by NXP

Published: Apr 3, 2005 |