Download 74ALS174 Datasheet PDF
74ALS174 page 2
Page 2
74ALS174 page 3
Page 3

74ALS174 Description

The 74ALS174 has six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The mon buffered clock (CP) and master reset (MR) inputs load and reset (clear) all flip-flops simultaneously. The register is fully edge-triggered.

74ALS174 Key Features

  • Four edge-triggered D flip-flops
  • Buffered mon clock
  • Buffered asynchronous master reset