Datasheet4U Logo Datasheet4U.com

74ALS273 - Octal D-type flip-flop

Datasheet Summary

Description

The 74ALS273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs.

The common buffered clock (CP) and master reset (MR) inputs load and reset all flip-flops simultaneously.

The register is fully edge-triggered.

Features

  • Eight edge-triggered D-type flip-flops.
  • Buffered common clock.
  • Buffered asynchronous master reset.
  • See 74ALS377 for clock enable version.
  • See 74ALS373 for transparent latch version.
  • See 74ALS374 for 3-State version.

📥 Download Datasheet

Datasheet preview – 74ALS273

Datasheet Details

Part number 74ALS273
Manufacturer NXP
File Size 114.55 KB
Description Octal D-type flip-flop
Datasheet download datasheet 74ALS273 Datasheet
Additional preview pages of the 74ALS273 datasheet.

📁 Similar Datasheet

  • 74ALS240A - Octal 3-STATE Bus Driver (Fairchild Semiconductor)
  • 74ALS240A-1 - Octal 3-STATE Bus Driver (Fairchild Semiconductor)
  • 74ALS241A - Octal 3-STATE Bus Driver (Fairchild Semiconductor)
  • 74ALS245 - Octal 3-State Noninverting Bus Transceiver (Integral)
  • 74ALS245A - Octal 3-STATE Bus Transceiver (Fairchild Semiconductor)
  • 74ALS00A - Quadruple 2-Input Positive-NAND Gates (Texas Instruments)
  • 74ALS04B - Hex inverter (Philips)
  • 74ALS04B - DM74ALS04B (Fairchild Semiconductor)
  • 74ALS04B - Hex Inverters (Texas Instruments)
  • 74ALS08 - Quadruple 2-Input Positive-AND Gates (Texas Instruments)
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS 74ALS273 Octal D–type flip–flop Product specification IC05 Data Handbook 1991 Feb 08 Philips Semiconductors Philips Semiconductors Product specification Octal D-type flip-flop 74ALS273 FEATURES • Eight edge-triggered D-type flip-flops • Buffered common clock • Buffered asynchronous master reset • See 74ALS377 for clock enable version • See 74ALS373 for transparent latch version • See 74ALS374 for 3-State version DESCRIPTION The 74ALS273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered clock (CP) and master reset (MR) inputs load and reset all flip-flops simultaneously. The register is fully edge-triggered.
Published: |