Datasheet4U Logo Datasheet4U.com

74ALVC374 - Octal D-type flip-flop positive edge-trigger

Description

The 74ALVC374 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

The 74ALVC374 is an octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications.

Features

  • Wide supply voltage range from 1.65 to 3.6 V.
  • Complies with JEDEC standard: JESD8-7 (1.65 to 1.95 V) JESD8-5 (2.3 to 2.7 V) JESD8B/JESD36 (2.7 to 3.6 V).
  • 3.6 V tolerant inputs/outputs.
  • CMOS LOW power consumption.
  • Direct interface with TTL levels (2.7 to 3.6 V).
  • Power-down mode.
  • Latch-up performance exceeds ≤250 mA.
  • ESD protection: 2000 V Human Body Model (JESD22-A 114-A) 200 V Machine Model (JESD22-A 115-A).

📥 Download Datasheet

Datasheet preview – 74ALVC374

Datasheet Details

Part number 74ALVC374
Manufacturer NXP
File Size 94.45 KB
Description Octal D-type flip-flop positive edge-trigger
Datasheet download datasheet 74ALVC374 Datasheet
Additional preview pages of the 74ALVC374 datasheet.

📁 Similar Datasheet

  • 74ALVC374 - Octal D-type flip-flop (nexperia)
  • 74ALVC373 - Octal D-type transparent latch (nexperia)
  • 74ALVC32 - Low Voltage Quad 2-Input OR Gate (Fairchild Semiconductor)
  • 74ALVC32 - Quad 2-input OR gate (nexperia)
  • 74ALVC32-Q100 - Quad 2-input OR gate (nexperia)
  • 74ALVC32BQ - Quad 2-input OR gate (nexperia)
  • 74ALVC32D - Quad 2-input OR gate (nexperia)
  • 74ALVC32PW - Quad 2-input OR gate (nexperia)
  • 74ALVC38 - Low Voltage Quad 2-Input NAND Gate (Fairchild Semiconductor)
  • 74ALVC00 - Low Voltage Quad 2-Input NAND Gate (Fairchild Semiconductor)
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS DATA SHEET 74ALVC374 Octal D-type flip-flop; positive edge-trigger; 3-state Product specification File under Integrated Circuits, IC24 2002 Feb 26 Philips Semiconductors Product specification Octal D-type flip-flop; positive edge-trigger; 3-state FEATURES • Wide supply voltage range from 1.65 to 3.6 V • Complies with JEDEC standard: JESD8-7 (1.65 to 1.95 V) JESD8-5 (2.3 to 2.7 V) JESD8B/JESD36 (2.7 to 3.6 V). • 3.6 V tolerant inputs/outputs • CMOS LOW power consumption • Direct interface with TTL levels (2.7 to 3.6 V) • Power-down mode • Latch-up performance exceeds ≤250 mA • ESD protection: 2000 V Human Body Model (JESD22-A 114-A) 200 V Machine Model (JESD22-A 115-A).
Published: |