Download 74ALVCHT16835 Datasheet PDF
74ALVCHT16835 page 2
Page 2
74ALVCHT16835 page 3
Page 3

74ALVCHT16835 Description

The 74ALVCHT16835 is a 18-bit registered driver. Data flow is controlled by active low output enable (OE), active high latch enable (LE) and clock inputs (CP). When LE is HIGH, the A to Y data flow is transparent.

74ALVCHT16835 Key Features

  • Wide supply voltage range of 2.3 V to 3.6 V
  • plies with JEDEC standard no. 8-1A
  • CMOS low power consumption
  • Direct interface with TTL levels
  • Current drive ± 24 mA at 3.0 V
  • MULTIBYTETM flow-through standard pin-out architecture
  • Low inductance multiple VCC and GND pins for minimum noise