74ALVT16260 Datasheet PDF (12-bit to 24-bit multiplexed D-type latches)

74ALVT16260 - 12-bit to 24-bit multiplexed D-type latches

Description

The 74ALVT16260 is a 12-bit to 24-bit multiplexed D-type latch used in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path.

Features

I 5 V I/O compatible I Bus hold inputs eliminate the need for external pull-up resistors I Live insertion and extraction permitted I Power-up 3-state I Power-up reset I Output capability: +64 mA and.
32 mA I Distributed VCC and GND pin conﬁguration minimizes high-speed switching noise I Latch-up protection: N JESD78: exceeds 500 mA I ESD protection: N MIL STD 883C, method 3015: exceeds 2000 V N Machine model: exceeds 200 V --http://oneic. com/ Philips Semiconductors 74ALVT16260 12-bit.

Datasheet Details

Part number	74ALVT16260
Manufacturer	NXP
File Size	121.35 KB
Description	12-bit to 24-bit multiplexed D-type latches
Datasheet	74ALVT16260 Datasheet
Additional preview pages of the 74ALVT16260 datasheet.

📁 Similar Datasheet

74ALVT162245 - 16-bit transceiver (nexperia)

74ALVT16240 - 16-bit inverting buffer/driver (NXP Semiconductors)

74ALVT16244 - 16-bit buffer/line driver (nexperia)

74ALVT162821 - 20-bit bus interface D-type flip-flop (nexperia)

74ALVT162823 - 18-bit bus-interface D-type flip-flop (Philips)

74ALVT162823 - 18-bit bus-interface D-type flip-flop (nexperia)

74ALVT162827 - 20-bit buffer/line driver (nexperia)

74ALVT16373 - 16-bit transparent D-type latch (nexperia)

74ALVT16821 - 20-bit bus interface D-type flip-flop (nexperia)

74ALVT16823 - 18-bit bus-interface D-type flip-flop (nexperia)

Full PDF Text Transcription

Click to expand full text

74ALVT16260 12-bit to 24-bit multiplexed D-type latches; 3-state Rev. 03 — 20 March 2006 Product data sheet 1. General description The 74ALVT16260 is a 12-bit to 24-bit multiplexed D-type latch used in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing or demultiplexing of address and data information in microprocessor or bus-interface applications. This device is also useful in memory-interleaving applications. Three 12-bit I/O ports (A1 to A12, 1B1 to 1B12 and 2B1 to 2B12) are available for address or data transfer. The output enable inputs (OE1B, OE2B, and OEA) control the bus transceiver functions. OE1B and OE2B also allow bank control in the A to B direction.

Published: Apr 3, 2005 |