Download 74ALVT16841 Datasheet PDF
74ALVT16841 page 2
Page 2
74ALVT16841 page 3
Page 3

74ALVT16841 Description

The 74ALVT16841 Bus interface latch is designed to provide extra data width for wider data/address paths of buses carrying parity. It is designed for VCC operation at 2.5V or 3.3V with I/O patibility to 5V. The 74ALVT16841 consists of two sets of ten D-type latches with 3-State outputs.

74ALVT16841 Key Features

  • High speed parallel latches
  • 5V I/O patible
  • Live insertion/extraction permitted
  • Extra data width for wide address/data paths or buses carrying
  • Power-up 3-State
  • Power-up reset
  • Ideal where high speed, light loading, or increased fan-in are
  • Output capability: +64mA/-32mA
  • Latch-up protection exceeds 500mA per Jedec Std 17
  • Bus-hold data inputs eliminate the need for external pull-up