Datasheet4U Logo Datasheet4U.com

74ALVT16841 - 2.5V/3.3V ALVT 20-bit bus interface latch

Description

The 74ALVT16841 Bus interface latch is designed to provide extra data width for wider data/address paths of buses carrying parity.

It is designed for VCC operation at 2.5V or 3.3V with I/O compatibility to 5V.

The 74ALVT16841 consists of two sets of ten D-type latches with 3-State outputs.

Features

  • High speed parallel latches.
  • 5V I/O Compatible.
  • Live insertion/extraction permitted.
  • Extra data width for wide address/data paths or buses carrying.
  • Power-up 3-State.
  • Power-up reset.
  • Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors parity.

📥 Download Datasheet

Datasheet preview – 74ALVT16841

Datasheet Details

Part number 74ALVT16841
Manufacturer NXP
File Size 96.17 KB
Description 2.5V/3.3V ALVT 20-bit bus interface latch
Datasheet download datasheet 74ALVT16841 Datasheet
Additional preview pages of the 74ALVT16841 datasheet.

📁 Similar Datasheet

  • 74ALVT16821 - 20-bit bus interface D-type flip-flop (nexperia)
  • 74ALVT16823 - 18-bit bus-interface D-type flip-flop (nexperia)
  • 74ALVT16827 - 20-bit buffer/line driver (nexperia)
  • 74ALVT162245 - 16-bit transceiver (nexperia)
  • 74ALVT16240 - 16-bit inverting buffer/driver (NXP Semiconductors)
  • 74ALVT16244 - 16-bit buffer/line driver (nexperia)
  • 74ALVT162821 - 20-bit bus interface D-type flip-flop (nexperia)
  • 74ALVT162823 - 18-bit bus-interface D-type flip-flop (Philips)
  • 74ALVT162823 - 18-bit bus-interface D-type flip-flop (nexperia)
  • 74ALVT162827 - 20-bit buffer/line driver (nexperia)
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS 74ALVT16841 2.5V/3.3V ALVT 20-bit bus interface latch (3-State) Product specification Supersedes data of 1996 Aug 28 IC23 Data Handbook 1998 Feb 13 Philips Semiconductors Philips Semiconductors Product specification 2.5V/3.3V 20-bit bus interface latch (3-State) 74ALVT16841 FEATURES • High speed parallel latches • 5V I/O Compatible • Live insertion/extraction permitted • Extra data width for wide address/data paths or buses carrying • Power-up 3-State • Power-up reset • Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors parity DESCRIPTION The 74ALVT16841 Bus interface latch is designed to provide extra data width for wider data/address paths of buses carrying parity. It is designed for VCC operation at 2.5V or 3.
Published: |