Datasheet4U.com

74AUP1G126 - Low-Power buffer/line driver

Product Overview

NXP

📥 Download Datasheet

74AUP1G126 Low-Power buffer/line driver by NXP - Datasheet Preview — Datasheet preview – 74AUP1G126

Datasheet Details

Part number	74AUP1G126
Manufacturer	NXP
File Size	305.24 KB
Description	Low-Power buffer/line driver
Datasheet	74AUP1G126 Datasheet
Additional preview pages of the 74AUP1G126 datasheet.

Product details

Description

The 74AUP1G126 provides a single non-inverting buffer/line driver with 3-state output.

The 3-state output is controlled by the output enable input (OE).

A LOW level at pin OE causes the output to assume a high-impedance OFF-state.

Features

Wide supply voltage range from 0.8 V to 3.6 V.
High noise immunity.
Complies with JEDEC standards:.
JESD8-12 (0.8 V to 1.3 V).
JESD8-11 (0.9 V to 1.65 V).
JESD8-7 (1.2 V to 1.95 V).
JESD8-5 (1.8 V to 2.7 V).
JESD8-B (2.7 V to 3.6 V).
ESD protection:.
HBM JESD22-A114F Class 3A exceeds 5000 V.
MM JESD22-A115-A exceeds 200 V.
CDM JESD22-C101E exceeds 1000 V.
Low static power consump.

📁 Similar Datasheet

74AUP1G126 - SINGLE BUFFER GATE (Diodes)
74AUP1G126 - Low-power buffer/line driver (nexperia)
74AUP1G125 - Low-power buffer/line driver (NXP Semiconductors)
74AUP1G125 - SINGLE BUFFER GATE (Diodes)
74AUP1G125 - Low-power buffer/line driver (nexperia)
74AUP1G125-Q100 - Low-power buffer/line driver (nexperia)
74AUP1G11 - Low-power 3-input AND gate (nexperia)
74AUP1G132 - Low-power 2-input NAND Schmitt trigger (nexperia)

Other Datasheets by NXP

74AUP1G11 - Low-power 3-input AND gate
74AUP1G14 - Low-power Schmitt-trigger inverter
74AUP1G17 - Low-power Schmitt-trigger buffer
74AUP1G175 - Low Power D-Type Flip-Flop
74AUP1G02 - Low-power 2-input NOR gate
74AUP1G0832 - Low Power 3-Input AND-OR Gate

Published: Sep 27, 2005 |